

What is claimed is:

1 (1) A bond out chip comprising:  
2 a first chip; and  
3 a plurality of input/output pads which are disposed on  
4 at least second chip adjacent to said first chip and which  
5 are communicatively coupled to said first chip.

1 (2) The bond out chip of claim 1 wherein said first chip  
2 and said at least one second chip are spaced apart and are  
3 separated by at least one scribe line.

1 (3) The bond out chip of claim 1 wherein said first chip  
2 is substantially identical in architecture to a production  
3 chip with the exception of a connection layer.

1 (4) The bond out chip of claim 3 wherein at least one  
2 second chip is substantially identical in architecture to  
3 said first chip, with the exception of a connection layer.

1 (5) The bond out chip of claim 4 wherein said first chip  
2 and said at least one second chip are formed on a  
3 semiconductor wafer.

1 (6) The bond out chip of claim 5 wherein said wafer has  
2 plurality of reticle zones, and said first chip and said at  
3 least one second chip each reside within the same reticle  
4 zone.

1 (7) The bond out chip of claim 2 wherein said first chip  
 2 includes an active core portion and said at least one  
 3 second chip includes a disabled core portion.

1 (8) The bond out chip of claim 7 wherein said disabled  
 2 core portion is disabled by use of a at least one  
 3 connection layer, said active core portion is activated by  
 4 use of said at least one connection layer, and said  
 5 plurality of input/output pads are communicatively coupled  
 6 to said first chip by use of an interconnection layer which  
 7 is disposed above said at least one connection layer and  
 8 which traverses said at least one scribe line.

1 (9) The bond out chip of claim 1 wherein said at least one  
 2 second chip further comprises a plurality of input/output  
 3 buffers which are communicatively coupled to said first  
 4 chip.

1 (10) The bond out chip of claim 1 wherein said first chip  
 2 comprises a microcontroller.

1 (11) A bond out chip formed on a semiconductor wafer  
 2 comprising:

3 a first chip having an active core portion and which  
 4 is substantially identical in architecture to a production  
 5 chip with the exception of at least one connection layer;

6 and

7 an adjacent chip which is substantially identical in  
8 architecture to said first chip with the exception of said  
9 at least one connection layer, which is spaced apart from  
10 said first chip and separated from said first chip by a  
11 scribe line, and which includes a disabled core portion and  
12 a plurality of input/output buffers and pads which are  
13 communicatively coupled to said first chip across said  
14 scribe line and which are adapted to allow said first chip  
15 to be coupled to an in-circuit emulator.)

1 (12) The bond out chip of claim 11 wherein said first chip  
2 further includes a plurality of drivers for communicating  
3 with said in-circuit emulator, and which are  
4 communicatively coupled to said plurality of input/output  
5 buffers and pads.

1 (13) The bond out chip of claim 12 further comprising a  
2 connection layer for activating said plurality of drivers  
3 and communicatively coupling said input/output buffers and  
4 pads to said first chip.

1 (14) The bond out chip of claim 13 wherein said first chip  
2 comprises a microcontroller.

---

1 (15) A method of manufacturing a bond out chip, comprising

2 the steps of:

3 forming a plurality of spaced apart chips on a  
4 semiconductor wafer each having a core portion and  
5 input/output pads;

6 activating the core portion of a first chip;

7 disabling the core portion of at least one second chip  
8 which is adjacent to said first chip;

9 connecting said first chip to the input/output pads of  
10 said at least one second chip; and

11 removing said first chip and second chip together from  
12 said wafer, thereby forming a bond out chip.

1 (16) The method of claim 15 wherein the steps of activating  
2 the core portion of a first chip and disabling the core  
3 portion of at least one second chip are performed by  
4 forming a connection layer for said first chip and said at  
5 least one second chip.

1 (17) The method of claim 16 wherein the step of connecting  
2 said first chip to the input/output pads of the at least  
3 one second chip is performed by forming an interconnection  
4 layer on top of said connection layer.

1 (18) The method of claim 16 wherein the step of connecting  
2 said first chip to the input/output pads of the at least

3 one second chip is performed by forming said connection  
4 layer.

1 (19) The method of claim 15 wherein each of said chips is  
2 substantially similar in architecture.

1 (20) The method of claim 19 wherein said chips are  
2 separated by scribe lines.

10033546 12201  
10033546 12201